

Notice of References Cited	Application/Control No. 09/870,336	Applicant(s)/Patent Under Reexamination CURTIS ET AL.	
	Examiner Lin Ye	Art Unit 2615	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,982,428	11-1999	Charneski et al.	348/312
	B	US-6,285,399	09-2001	Tao, Douglas K.	348/312
	C	US-6,580,456	06-2003	Jacobs, William S.	348/312
	D	US-5,144,444	09-1992	MacLean, Steven D.	348/312
	E	US-6,680,751	01-2004	Kubo et al.	348/312
*	F	US-5,847,588	12-1998	McDermott, Bruce C.	327/144
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP 793381 A2	09-1997	European Patent	PETILLI, EUGENE M	H04N 05/217
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Sidiropoulos et al. "A Semidigital Dual Delay-Locked Loop". IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, November 1997.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.